Introduction
45nm node has brought up metal gate and high-K dielectrics gate stack to mass production, especially for High Performance (HP) applications [1] . In the meantime, Low Power (LP) market tries to push PolySi/SiON to its limits in order to offer low cost products and keeping good analog performances for SoC applications [2, 3] . Appealing for its high manufacturability, the challenge for these "high-K free" low power devices is to push forward Bulk technology in order to control sub-threshold leakages without gate-oxide thickness scaling. This, unfortunaltely, implies a weak electrostatic integrity, an increased sensitivity to device random variability and difficulty to reduce the power supply. Facing this challenge is yet mandatory in order to grant proper device scaling for circuits applications [4] , and the question is to find a suited trade-off between cost, performance, and SoC compatibility. This work proposes to re-examine the CMP-less total gate Ni-silicidation [5, 6, 7] in combination with conventional SiON gate oxide and stressors to answer this problem. We demonstrate that this approach allows achieving 783/588µA/µm on-state performances, NMOS & PMOS respectively, for 1nA/µm off-state leakage at V dd =1,1V, while obtaining highly competitive AV t mismatch of 2mV.µm, and better than high-K gate stack LF noise level.
High-K free Metal Gate Integration
If the integration of a high-K/Gate-first gate stack would be the preferred option [8], we propose here to evaluate High-K free integration which is still cost attractive for low power applications [2, 3] and to combine it with CMP-less TOtally SIlicided (TOSI) NiSi metal gate integration. This allows scaling down the gate oxide inversion electrical thickness T inv by 4Å without the complexity of a gate-last approach. The CMP-less TOSI process flow detailed in [6] has been demonstrated to be a pragmatical approach to bring digital and analog metal gate options to a standard CMOS process flow [9] . Fig.1 illustrates the TOSI process main steps relying on a common gate and junction silicidation step (Fig.1b) thanks to raised source/drain (S/D) by selective epitaxy growth (SEG) (Fig.1c) . Note that optional in-situ Boron-doped SiGe S/D can be formed during this step on PMOS parts (Fig.2) . 17Å-SiON gate dielectric grants ±250meV workfunction tuning just by conventionally implanting the PolySi gate, by Boron (resp. Phosphorous) for PMOS (resp. NMOS), prior to gate full silicidation (Fig.1a) [7, 9] . The non-band-edge TOSI effective workfunction was additionally compensated by channel doping reduction to fit LP V t -requirements (Fig.3) .
Since no CMP is used, S/D height is adjusted on PolySi-gate level for insuring right junction silicidation during the TOSI process. This implies a S/D silicon regrowth on LDD implanted areas (Fig.1c) . Fig.4 compares the impact of pre-epi surface preparation, called here process 1 and process 2 ( Fig.1) , on S/D SEG. By using a more aggressive surface preparation in process 2, we were able to achieve a smooth epitaxial growth. Next, we optimize process 2 to limit NiSi encroachment thus reducing off-state leakage by 1,5 decade (Fig.5) . Finally, Fig.6 shows well controlled "within-wafer" TOSI-process global variability, monitored by T inv and V t variation on 60 chips.
Analog Properties
By using conventional SiON formation, the TOSI metal gate process achieves easily a better low frequency noise level than High-K integration (Fig.7) . Random mismatch measurements were performed on 72 pairs of neighbouring transistors for each transistor size WL. A relative gain mismatch A∆β=0,8%.µm was measured (Fig.8 ), in agreement with the 1%.µm value commonly observed on Bulk PolySi/SiON technologies. Even if undoped ultra-thin body (UTB) would be preferable [16] , excellent AV t =2mV.µm value was measured (Fig.9 ), among the best Bulk Poly-like gate reported data [10] [11] [12] [13] [14] [15] (Fig.10 ). This AV t value is related on one hand to poly-depletion suppression despite the PolySi grain structure conservation through the TOSI step ( Fig.11 ) and on the other hand to the reduction of channel doping. Fig.12 and Fig.13 respectively represent the subthreshold and output characteristics of TOSI-gate devices, with embedded SiGe S/D on PMOS. Well behaved curves are measured and I on current reaches 783µA/µm on NMOS and 588µA/µm on PMOS at I off =1nA/µm at V dd =1,1V. I on -I off trade-off, given by Fig.14 , demonstrates a neat performance increase stemming from the poly-depletion suppression, which is additive with SiGe S/D strain engineering on PMOS devices, and in trend with other latest high-K free low power products reported in this paper. The 10% I on -improvement on NMOS is slightly less than the 20% expected gain from the 4Å reduction of T inv . Beside access resistance optimization, this could be explained by mobility reduction. This hypothesis has been investigated by measuring low field mobility µ 0 as a function of effective gate length [17]: Fig.15 exhibits 13% µ 0 degradation when using TOSI process. On the contrary, PMOS results are showing a 2X I on -improvement, correlated with Nano Beam Diffraction (NBD) strain analysis revealing around 1,6 GPa compressive strain in the channel (Fig.16 ). µ 0 (L eff ) measurements on these PMOS devices (Fig.17) clearly show a L-dependence as expected from local stress techniques [18] with up to +100% gain.
Logic Device Performance and Transport Study

Conclusion
This paper has shown how we can take advantage of PolySi/SiON conventional process flow to push it a step forward by a simple and low cost gate engineering for both digital and analog applications. We demonstrate excellent devices behavior, analyzed from process and device points of view, with very low V t dispersion. 1.E-13
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